Part Number Hot Search : 
18636850 MC2836 FM1110 5N03L BTPA94A3 AZ2250 S2008L 1N5280
Product Description
Full Text Search
 

To Download TDA7404 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 TDA7404D
CARRADIO-SIGNAL-PROCESSOR
s s s s s s s s s
4 STEREO INPUTS 1 MONO INPUTS SOFTSTEP-VOLUME BASS, TREBLE AND LOUDNESS CONTROL DIRECT MUTE AND SOFTMUTE INTERNAL BEEP FOUR INDEPENDENT SPEAKER-OUTPUTS SUBWOOFER STEREO OUTPUT DIGITAL CONTROL: 2 q I C-BUS INTERFACE q AUDIO-FILTER CHARACTERISTICS PROGRAMMABLE cessor with fully integrated audio filters. The digital control allows a programming in a wide range of all the filter characteristics. By the use of a BICMOSprocess and a linear signal processing low distortion and low noise are obtained.
SO28 ORDERING NUMBER: TDA7404D
DESCRIPTION The TDA7404D is a high performance signal processor specificall designed for car radio applications. The device includes a high performance audioproBLOCK DIAGRAM
ACOUTR ACOUTL
MIX DiffinL Gain/Auto Zero Mixing Stage Loudness Soft Mute Diffgnd DiffinR SE1L SE1R Input Multiplexer SE2L SE2R SE3L SE3R Mono+ Mono Beep Digital Control I2C-Bus Mono Fader Mono Fader Volume Treble Bass Mono Fader Mono Fader Out LF Out RF Out LR Out RR
ACINR
ACINL
MUTE
MUX
Mono Fader Mono Fader Zero Cross Mono/Beep
SW L SW R
SCL SDA
Supply
Gnd Vref Vcc
July 2003
1/26
TDA7404D
SUPPLY
Symbol Vs Is SVRR Parameter Supply Voltage Supply Current Ripple Rejection @ 1KHz Vs = 9V Audioprocessor(all Filters flat) Test Condition Min. 7.5 Typ. 9 20 60 Max. 10.5 Unit V mA dB
THERMAL DATA
Symbol Parameter Value 85 Unit C/W
RTh j-pins Thermal Resistance Junction-pins max
ABSOLUTE MAXIMUM RATINGS
Symbol Vs Tamb Tstg Operating Supply Voltage Operating Temperature Range Storage Temperature Range Parameter Value 10.8 -40 to 85 -55 to +150 Unit V C C
ESD All pins are protected against ESD according to the MIL883 standard. PIN CONNECTION
SE1L SE1R SE2L SE2R SE3L SE3R Mono+ MonoDiffinR Difffgnd DiffinL ACINR ACINL CREF 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 ACOUTL ACOUTR VDD SDA SCL MUTE MUX OUTLF OUTLR OUTRR OUTRF SWL SWR GND
2/26
TDA7404D
FEATURES: Input Multiplexer
1 pseudo-differential stereo input (selectable single end stereo input) 3 single-end stereo inputs 1 differential mono input In-Gain 0..14dB, 1dB steps, 14..20dB, 2dB steps Auto Zero internal Beep with 3 frequencies 781Hz/1.56KHz/1.8KHz 4 step-mixing-stage with mono or beep as mix-signals second order frequenciy response programmable center frequency 15 x 1dB steps selectable low & high frequency boost selectable flat-mode (constant sttenuation) 1 dB attenuator 100dB range soft-step control with programmable times 2nd order frequency response center frequency programmable in 4 steps 60Hz/80Hz/100Hz/200Hz Q programmable 1.0/1.25/1.5/2.0 DC gain programmable +15dB x 1dB steps 2nd order frequency response center frequency programmable in 4 steps 10KHz/12.5KHz/15KHz/17.5KHz +15dB x 1dB steps 4 independent speaker controls in 1dB steps control range 50dB with mute Zero crossing attenuate Stereo output attenuator range 50dB direct mute digitally controlled Soft Mute with 4 programmable mute-times
Beep
Mixing stage Loudness
Volume
Bass
Treble
Speaker
Subwoofer
Mute Functions
3/26
TDA7404D
ELECTRICAL CHARACTERISTICS (VS =9V; Tamb=25 ;RL=10k; all gains = 0dB; f = 1kHz; unless otherwise specified)
Symbol INPUT SELECTOR Rin VCL SIN GIN MIN GIN MAX GSTEP VDC Input Resistance Clipping Level Input Separation Min. Input Gain Max. Input Gain Step Resolution DC Steps Adjacent Gain Steps GMIN to GMAX Voffset Remaining offset with AutoZero all single ended Inputs 70 2.20 80 -1 18 0.5 -5 -10 100 2.60 100 0 20 1 1 5 0.5 1 22 1.5 5 10 130 k VRMS dB dB dB dB mV mV mV Parameter Test Conditions Min. Typ. Max. Unit
P DIFFERENTIAL STEREO INPUTS Rin GCD Input Resistance (see Figure 1) Gain Differential only at true differential input 70 -0.75 -5 -11 VCM = 1VRMS @ 1kHz CMRR eNO Common Mode Rejection Ratio VCM = 1VRMS @ 10kHz Output-Noise @ Speaker-Outputs 20Hz - 20kHz, flat; all stages 0 dB 40 60 9 dB V 40 100 0 -6 -12 70 130 0.75 -7 -13 k dB dB dB dB
DIFFERENTIAL MONO INPUT Rin CMRR Input Resistance Common Mode Rejection Ratio Differential VCM = 1VRMS @ 1kHz VCM = 1VRMS @ 10kHz BEEP CONTROL VRMS fB Beep Level Beep Frequency fB1 fB2 fB3 250 740 1.48 1.7 350 781 1.56 1.8 500 820 1.64 1.9 mV Hz kHz kHz 39 40 40 56 70 60 73 k dB dB
4/26
TDA7404D
ELECTRICAL CHARACTERISTICS (continued)
Symbol MIXING CONTROL MLEVEL Mixing Level Main / Mix-Source Main / Mix-Source Main / Mix-Source Main / Mix-Source VOLUME CONTROL GMAX AMAX ASTEP EA Max. Gain Max. Attenuation Step Resolution Attenuation Set Error G = -20 to +20dB G = -80 to -20dB ET VDC Tracking Error Adjacent Steps DC Steps From 0dB to GMIN 0.5 5 mV 0.1 28 -83 0.5 -1 -4 30 -79 1 0 0 32 -75 1.5 1 3 2 3 dB dB dB dB dB dB mV -8.5/10.6 -5/-5 -11/1.5 0/00 -3.5/9.6 -6/-6 -12/2.5 -2.5/8.6 -7/-7 -13/3.5 dB dB dB dB Parameter Test Conditions Min. Typ. Max. Unit
LOUDNESS CONTROL ASTEP AMAX fC Step Resolution Max. Attenuation Center Frequency -0.5 13 360 720 2.3 SOFT MUTE AMUTE TD Mute Attenuation Delay Time T1 T2 T3 T4 VTH low VTH high RPU VPU Low Threshold for SM-Pin2 High Threshold for SM - Pin Internal pull-up resistor Pull-Up Voltage 2.50 70 100 5 130 20 70 80 100 0.48 0.96 30.7 123 1 2 50 170 1 dB ms ms ms ms V V k V 1 15 400 800 2.41 1.5 17 440 880 2.5 dB dB Hz Hz kHz
5/26
TDA7404D
ELECTRICAL CHARACTERISTICS (continued)
Symbol SOFT STEP TSW Switch time TSW1 TSW2 TSW3 TSW4
1) Center frequency 2.4KHz makes 1KHz bottom frequency at low & high frequency boost condition. 2) The SM-Pin is active low (Mute = 0)
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
0.68 1.26 2.52 5.04
ms ms ms ms
BASS CONTROL CRANGE ASTEP fC Control Range Step Resolution Center Frequency fC1 fC2 fC3 fC4 QBASS Quality Factor Q1 Q2 Q3 Q4 DCGAIN Bass-DC-Gain DC = off DC = on TREBLE CONTROL CRANGE ASTEP fC Control Range Step Resolution Center Frequency fC1 fC2 fC3 fC4 SPEAKER ATTENUATORS CRANGE ASTEP AMUTE Control Range Step Resolution Output Mute Attenuation only for attenuation up to 24dB -53 0.5 80 50 1 90 -47 1.5 dB dB dB +14 0.5 8 10 12 14 +15 1 10 12.5 15 17.5 +16 1.5 12 15 18 21 dB dB kHz kHz kHz kHz +14 0.5 54 72 90 180 0.9 1.1 1.3 1.8 -1 4 +15 1 60 80 100 200 1 1.25 1.5 2 0 4.4 +16 1.5 66 88 110 220 1.1 1.4 1.7 2.2 1 6 dB dB dB dB Hz Hz Hz Hz
6/26
TDA7404D
ELECTRICAL CHARACTERISTICS (continued)
Symbol EE VDC TZC Vth Parameter Attenuation Set Error DC Steps Zero Cross Timer Zero Cross Threshold Adjacent Attenuation Steps Data bit D1=1 , D2=1 29 Test Conditions Min. -2 0.10 37 +20 Typ. Max. 2 5 45 Unit dB mV ms mV
FADER OUTPUTS VCLIP RL CL ROUT VDC Clipping Level Output Load Resistance Output Load Capacitance Output Impedance DC Voltage Level 4.3 30 4.5 d = 0.3% 2.20 2 10 100 4.7 2.60 VRMS k nF V
SUBWOOFER ATTENUATORS CRANGE ASTEP AMUTE EE VDC Control Range Step Resolution Output Mute Attenuation Attenuation Set Error DC Steps Adjacent Attenuation Steps 0.10 -53 0.5 80 50 1 90 2 5 -47 1.5 dB dB dB dB mV
GENERAL eNO Output Noise BW = 20Hz - 20kHz all gains = 0dB single ended inputs all gains = 0dB flat; VO = 2VRMS bass, treble at +12dB; a-weighted; VO = 2.6VRMS d Distortion VIN = 1VRMS ; all stages 0dB internal pass only VOUT = 1VRMS ; Bass & Treble = 12dB SC ET Channel Separation left/right Total Tracking Error AV = 0 to -20dB AV = -20 to -60dB 80 -1 -2 10 15 V
S/N
Signal to Noise Ratio
106 100 0.005 0.05 100 0 0 1 2 0.1 0.1
dB dB % % dB dB dB
7/26
TDA7404D
1.0 DESCRIPTION OF FUNCTIONALITY 1.1 Input stages Most of the input stages have remained the same as in preceding ST-Audioprocessors with exception of the CD-inputs (see Figure 1). In the meantime there are some CD-players in the market which have a significant high source-impedance which effects strongly the common-mode-rejection of the normal differential input stage. The additional buffer of the TDA7404D Diff -input avoids this drawback and offers the full common-mode-rejection even with those CD-players. Figure 1. Input-stages
)4ES(/ +niffiD
8/26
Note. It is possible that the Differential input is switched a single ended input (SE4) like SE1.. 3.
1.2 AutoZero In order to reduce the number of pins there is no AC coupling between the In-Gain and the following stage, so that any offset generated by or before the In-Gain-stage would be transferred or even amplified to the output. To avoid that effect a special Offset-cancellation-stage called AutoZero is implemented. This stage is located
niagnI
k82
k82
k82
k82
k 0 0 1
k 0 0 1
k 0 0 1
k 0 0 1 k 0 0 1
dngffiD +onoM - onoM 1ES 2ES 3ES
TDA7404D
before the Mixing-block to eliminate all offsets generated by the Input-Stages and the In-Gain (Please notice that externally generated offsets, e.g. generated through the leakage current of the coupling capacitors, are not canceled). The auto-zeroing is started every time the DATA-BYTE 0 (Input Selector/Gain) is selected and takes a time of max. 0.3ms. To avoid audible clicks the Audioprocessor is muted before the loudness stage during this time. 1.2.1 AutoZero-Remain In some cases, for example if the uP is executing a refresh cycle of the IIC-Bus-programming, it is not useful to start a new AutoZero-action because no new source is selected and an undesired mute would appear at the outputs. For such applications the TDA7404D could be switched in the AutoZero-Remain-Mode (I2 bit of the subaddress-byte). If this bit is set to high, the DATABYTE 0 could be loaded without invoking the AutoZero and the old adjustment-value remains. 1.3 Mixing Stage The 4 step Mixing stage offers the possibility to mix the rear selector signal or the phone signal to any other source. Due to the fact that the mixing-stage is located behind the In-Gain-stage fine adjustments of the main source level could be done in this way. Figure 2. Signal-Flow of Mixing-Stage
0dB / -3.5dB / - 6dB / - 12dB /
-100dB - 9.6dB - 6dB - 2.5dB
1.4 Loudness There are four parameters programmable in the loudness stage: 1.4.1 Attenuation Figure 3 shows the attenuation as a function of frequency at fC = 400Hz.
ssenduoL
gnixiM onoM ro peeB / tupnI leveL gnixiM
k 5 2
9/26
niaG-nI
rotceleS tupnI onoM 3ES 2ES 1ES niffiD peeB
TDA7404D
Figure 3. Loudness Attenuation @ fC = 400Hz
1.4.2 Center Frequency Figure 4 shows the three possible peak-frequencies 400Hz , 800Hz and 2.4kHz. Figure 4. Loudness Center frequencies @ Attn. = 15dB
10/26
-
-
-
-


TDA7404D
1.4.3 Low & High Frequency Boost Figure 5 shows the different Loudness-shapes in low & high frequency boost. Figure 5. Loudness Attenuation , fC = 2.4KHz
1.5 SoftMute The digitally controlled SoftMute stage allows muting/demuting the signal with a I2C-bus programmable slope. The mute process can either be activated by the Mute pin or by the I2C-bus. This slope is realized in a special S-shaped curve to mute slow in the critical regions (see Figure 6). For timing purposes the Bit 0 of the I2C-bus output register is set to 1 from the start of muting until the end of de-muting. Figure 6. Softmute-Timing
Note: Please notice that a started Mute-action is always terminated and could not be interrupted by a change of the mute -signal.
-
-


11/26
TDA7404D
1.6 SoftStep-Volume When the volume-level is changed audible clicks could appear at the output. The root cause of those clicks could either be a DC-Offset before the volume-stage or the sudden change of the envelope of the audiosignal. With the SoftStep-feature both kinds of clicks could be reduced to a minimum and are no more audible. Four programmable soft step time from one step to the next, are user selectable. Figure 7. SoftStep-Timing
Note: For steps more than 1dB the SoftStep mode should be deactivated because it could generate a 1dB error during the blend-time.
1.7 Bass There are three parameters programmable in the bass stage: 1.7.1 Attenuation Figure 8 shows the attenuation as a function of frequency at a center frequency of 80Hz. Figure 8. Bass Control @ fC = 80Hz, Q = 1
15.0
10.0
5.0
dB
0.0
-5.0
-10.0
-15.0 10.0 100.0
Hz
1.0K
10.0K
12/26
emiT
emiT SS
tuoV
Bd2 Bd1 Bd1Bd2-
TDA7404D
1.7.2 Center Frequency Figure 9 shows the four possible center frequencies 60, 80 ,100 and 200Hz. Figure 9. Bass center Frequencies @ Gain = 15dB, Q = 1
1.7.3 Quality Factors Figure 10 shows the four possible quality factors 1, 1.25, 1.5 and 2. Figure 10. Bass Quality factors @ Gain = 14dB, fC = 80Hz
15.0
12.5
10.0
7.5
5.0
2.5
0.0
10.0
100.0
1.0K
-
-


10.0K
13/26
TDA7404D
1.7.4 DC Mode In this mode the DC-gain is increased by 4.4dB. In addition the programmed center frequency and quality factor is decreased by 25% which can be used to reach alternative center frequencies or quality factors. Figure 11. Bass normal and DC Mode @ Gain = 14dB, fC = 80Hz
15.0
12.5
10.0
7.5
5.0
2.5
0.0 10.0 100.0 1.0K 10.0K
Note: The center frequency, Q and DC-mode can be set fully independently.
1.8 Treble There are two parameters programmable in the treble stage: 1.8.1 Attenuation Figure 12 shows the attenuation as a function of frequency at a center frequency of 17.5kHz. Figure 12. Treble Control @ fC = 17.5kHz
14/26
-
-


TDA7404D
1.8.2 Center Frequency Figure 13 shows the four possible center frequencies 10k, 12.5k, 15k and 17.5kHz. Figure 13. Treble Center Frequencies @ Gain = 15dB
1.9 External AC - Coupling TDA7404D has external AC - coupling terminals which can be selected one of two positions behind the Mixing stage or Bass filter. Figure 14. External AC - Coupling
rotceles CCA
rekaepS
NICA
-
b
2WS
a
4WS
-
retliF & emuloV
STCEFFE DNUOS
TUOCA
3WS
b
1WS
a
egatS gnixiM

tupnI
15/26
TDA7404D
The External AC - Coupling is selected in position of four switches controlled by the lower 2bit in the Others selection. (See table) Others selection
D1 X 0 1 D0 0 1 1 Switch position SW3 = ON , SW4 = ON (selected internal pass), SW1 = b , SW2 = open SW3 = OFF , SW4 = ON, SW1 = a , SW2 = a SW3 = ON , SW4 = OFF, SW1 = b , SW2 = b
1.10 Speaker Attenuator Due to practical aspects the steps in the speaker-attenuators are not linear over the full range. At attenuations more than 24dB the steps increase from 1.5dB to 10dB (please see data byte specification). 1.11 Subwoofer Attenuator The Subwoofer output is a single ended stereo output. The attenuator is exactly the same like the other speakers. 2.0 I2C BUS INTERFACE 2.1 Interface Protocol The interface protocol comprises:
s s s s s s
a start condition (S) a chip address byte (the LSB bit determines read / write transmission) a subaddress byte a sequence of data (N-bytes + acknowledge) a stop condition (P) the max. CLOCK SPEED is 500kbits/s
CHIP ADDRESS MSB S 1 0 0 0 1 0 0 LSB R/W ACK MSB SUBADDRESS LSB ACK MSB ACK DATA 1 to DATA n LSB ACK P
I3 I2 I1 I0 A3 A2 A1 A0
D99AU1044
S = Start R/W ="0" -> Receive-Mode (Chip could be programmed by P) "1" -> Transmission-Mode (Data could be received by P) ACK = Acknowledge P = Stop 2.2 TRANSMITTED DATA (send mode)
MSB X X X X X X X LSB SM
SM = Soft mute activated X = Not Used The transmitted data is automatic updated after each ACK. Transmission can be repeated without new chipaddress.
16/26
TDA7404D
2.3 Reset Condition A Power-On-Reset is invoked if the Supply-Voltage is below than 3.5V. After that the following data is written automatically into the registers of all subaddresses :
MSB 1 1 1 1 1 1 1 LSB 0
The programming after POR is marked bold-face / underlined in the programming tables. With this programming all the outputs are muted to VREF (VOUT= VDD/2).
Note : All the blank bits in the following tables are "don't care"-bits.
2.4 SUBADDRESS (receive mode)
MSB I3 0 1 I2 I1 I0 A3 A2 A1 LSB FUNCTION A0 Zero cross / Soft Mute 1 Zero Cross available Soft Mute available 0 1 AutoZero Remain 2 off on 0 1 Testmode 3 off on 0 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1
1 2 3 4
Auto-Increment Mode 4 off on 0 0 0 0 1 1 1 1 0 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Input Selector / Gain Loudness Volume Treble Bass Speaker attenuator LF / Bass Fc select Speaker attenuator RF Speaker attenuator LR Speaker attenuator RR Subwoofer attenuator LSW Subwoofer attenuator RSW SoftMute / Mixing Others selection Testing
For more information see Soft Mute-section For more information see AutoZero-section For more information see Test Programming block If this bit is set to "1", the subaddress is automatically incremented after the transmission of a data-byte. Therefore a transmission of more than one byte without sending the new subaddress is possible.
17/26
TDA7404D
2.5 DATA BYTE SPECIFICATION 2.5.1 Input Selector / Gain
MSB D7 D6 D5 D4 D3 D2 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 X X 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 X X 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 X X 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 D1 0 0 1 1 0 0 1 1 LSB D0 0 1 0 1 0 1 0 1 FUNCTION Source Selector Mono Differential Single Ended 1 Mute Single Ended 2 Pseudo Differential / Single Ended 4 Single Ended 3 Mute Beep Input Gain 0dB 1dB 2dB 3dB 4dB 5dB 6dB 7dB 8dB 9dB 10dB 11dB 12dB 13dB 14dB 16dB 18dB 20dB
2.5.2 Loudness
MSB D7 D6 D5 D4 D3 0 0 : 1 1 0 0 0 1 1 0 1 0 1 D2 0 0 : 1 1 D1 0 0 : 1 1 LSB D0 0 1 : 0 1 Attenuation 0 dB -1 dB : -14 dB -15 dB Filter / Center Frequency off(flat) 'D6 must be = 0' 400Hz 800Hz 2.4KHz Shape Low Boost Low & High Boost SoftStep-Volume off on LOUDNESS
0 1 0 1
Note 1: The attenuation is specified at high frequencies. Around the center frequency the value is different depending on the programmed attenuation (see Loudness-frequency-response).
18/26
TDA7404D
2.5.3 Volume
MSB D7 D6 0 0 0 0 0 0 0 0 1 1 1 0 1 D5 0 0 0 0 0 1 1 1 1 1 1 D4 0 0 0 0 1 0 0 0 0 0 1 D3 0 0 0 0 1 0 0 0 1 1 X D2 0 0 0 0 1 0 0 0 1 1 X D1 0 0 1 1 1 0 0 1 1 1 X LSB ATTENUATION D0 0 1 0 1 1 0 1 0 1 0 1 X Gain/Attenuation not allow not allow +30.0dB +29.0dB : +1.0dB 0.0dB - 1.0dB - 2.0dB : -78.0dB -79.0dB Mute Diffin - mode Single ended stereo Differential Stereo
Note 2: It is not recommended to use a gain more than 20dB for system performance reason. In general, the max. gain should be limited by software to the maximum value, which is needed for the system.
2.5.4 Treble Programming
MSB D7 D6 D5 D4 D3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 1 X X X X 0 0 1 1 0 1 0 1 D2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 LSB BASS & TREBLE PROGRAMMING D0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Treble Steps 15dB 14dB 13dB 12dB 11dB 10dB 9dB 8dB 7dB 6dB 5dB 4dB 3dB 2dB 1dB 0dB Mode Cut Boost Treble Center Frequency 10KHz 12.5KHz 15KHz 17.5KHz
19/26
TDA7404D
2.5.5 Bass Programming
MSB D7 D6 D5 D4 D3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 1 0 0 1 1 0 1
Note 3: For more information please refer to section Bass description
LSB D2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 D0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 BASS & TREBLE PROGRAMMING Bass Steps 15dB 14dB 13dB 12dB 11dB 10dB 9dB 8dB 7dB 6dB 5dB 4dB 3dB 2dB 1dB 0dB Mode Cut Boost Quality Factor 1 1.25 1.5 2 DC - Mode Off On
0 1 0 1
2.5.6 Speaker Attenuator Left Front
MSB D7 D6 D5 0 0 : 0 0 0 0 0 0 0 0 0 1 0 0 1 1 0 1 0 1 D4 0 0 : 1 1 1 1 1 1 1 1 1 X D3 0 0 : 0 1 1 1 1 1 1 1 1 X D2 0 0 : 1 0 0 0 0 1 1 1 1 X D1 0 0 : 1 0 0 1 1 0 0 1 1 X LSB D0 0 1 : 1 0 1 0 1 0 1 0 1 X ATTENUATION / BASS CF Attenuation 0 dB -1 dB : -23 dB -24.5dB -26 dB -28 dB -30 dB -32 dB -35 dB -40 dB -50 dB Speaker Mute Bass Center-Frequency 60Hz 80Hz 100Hz 200Hz
20/26
TDA7404D
2.5.7 Speaker Attenuator Right Front
MSB D7 D6 D5 0 0 : 0 0 0 0 0 0 0 0 0 1 D4 0 0 : 1 1 1 1 1 1 1 1 1 X D3 0 0 : 0 1 1 1 1 1 1 1 1 X D2 0 0 : 1 0 0 0 0 1 1 1 1 X D1 0 0 : 1 0 0 1 1 0 0 1 1 X LSB ATTENUATION D0 0 1 : 1 0 1 0 1 0 1 0 1 X Attenuation 0 dB -1 dB : -23 dB -24.5dB -26 dB -28 dB -30 dB -32 dB -35 dB -40 dB -50 dB Speaker Mute
X
X
2.5.8 Speaker Attenuator Left Rear
MSB D7 D6 D5 0 0 : 0 0 0 0 0 0 0 0 0 1 D4 0 0 : 1 1 1 1 1 1 1 1 1 X D3 0 0 : 0 1 1 1 1 1 1 1 1 X D2 0 0 : 1 0 0 0 0 1 1 1 1 X D1 0 0 : 1 0 0 1 1 0 0 1 1 X LSB D0 0 1 : 1 0 1 0 1 0 1 0 1 X Attenuation 0 dB -1 dB : -23 dB -24.5dB -26 dB -28 dB -30 dB -32 dB -35 dB -40 dB -50 dB Speaker Mute ATTENUATION / Soft Step Time
X
X
21/26
TDA7404D
2.5.9 Speaker Attenuator Right Rear
MSB D7 D6 D5 0 0 : 0 0 0 0 0 0 0 0 0 1 D4 0 0 : 1 1 1 1 1 1 1 1 1 X D3 0 0 : 0 1 1 1 1 1 1 1 1 X D2 0 0 : 1 0 0 0 0 1 1 1 1 X D1 0 0 : 1 0 0 1 1 0 0 1 1 X LSB ATTENUATION D0 0 1 : 1 0 1 0 1 0 1 0 1 X Attenuation 0 dB -1 dB : -23 dB -24.5dB -26 dB -28 dB -30 dB -32 dB -35 dB -40 dB -50 dB Speaker Mute
X
X
2.5.10 Subwoofer Attenuator (Left & Right)
MSB D7 D6 D5 0 0 : 0 0 0 0 0 0 0 0 0 1 D4 0 0 : 1 1 1 1 1 1 1 1 1 X D3 0 0 : 0 1 1 1 1 1 1 1 1 X D2 0 0 : 1 0 0 0 0 1 1 1 1 X D1 0 0 : 1 0 0 1 1 0 0 1 1 X LSB FUNCTION D0 0 1 : 1 0 1 0 1 0 1 0 1 X Attenuation 0 dB -1 dB : -23 dB -24.5dB -26 dB -28 dB -30 dB -32 dB -35 dB -40 dB -50 dB Speaker Mute
X
X
22/26
TDA7404D
2.5.11 SoftMute and Mixing
MSB D7 D6 D5 D4 D3 D2 D1 LSB FUNCTION D0 0 1 0 0 1 1 0 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 Mute enable SoftMute disable SoftMute Mute/Zero Cross-Times 0.48ms 0.96ms 30.7ms / 9ms 122.8ms / 37ms Mixing-Source Beep Phone Mixing-Level (Main / Mix-Source) -12 / -2.5dB -6 / -6dB -3.5 / -9.6dB 0 / Beep Frequency 781Hz 1.56KHz Not allow 1.8KHz
2.5.12 Others
MSB D7 D6 D5 D4 D3 D2 D1 X 0 1 1 1 0 0 1 1 1 0 1 0 1 0 1 LSB FUNCTION D0 0 1 1 AC-Coupling Internal pass Coupling between Mixing Stage and Volume Coupling between Bass filter and Speaker attenuator Must be "1" for make up Must be "1" for make up Soft Step Time 0.68ms 1.26ms 2.52ms 5.04ms Must be "1" for Auto zero Internal Beep Off ON
23/26
TDA7404D
2.5.13 Testing
MSB D7 D6 D5 X X X X X X 1 1 D4 X X X X X X D3 X X X X X X 0 1 0 1 D2 D1 LSB D0 0 1 Main-Testmode off on Test-Multiplexer internal 200kHz Clock internal Bandgap Voltage Clock external internal must be "1" Testing
Figure 15. TDA7404D Application Circuit
MUTE
SOUND EFFECTS
ACOUTL
ACOUTR
ACINL
ACINR
MUTE OutLF 4.7u OutLR 4.7u OutRR
TapeL 100n TapeR 100n FM_L 100n FM_R 100n AM_L 100n AM_R 100n Phone 100n PhoneGnd 100n CD_L 100n CDGnd 100n CD_R 100n
SE1L SE1R
OutLF OutLR OutRR 4.7u OutRF 4.7u
SE2L OutRF SE2R
SE3L SE3R MONO+ MONO -
AJ39 TDA7404D
SWL 4.7u SWR 4.7u
SWL SWR
MUX
Spectrum Analyzer
DiffinL DiffinGnd DiffinR VDD GND SDA SCL
CREF 10u
100n
10u
+
9V
SDA
SCL
24/26
TDA7404D
DIM. MIN. A a1 b b1 C c1 D E e e3 F L S 7.4 0.4 17.7 10 0.1 0.35 0.23
mm TYP. MAX. 2.65 0.3 0.49 0.32 0.5 45 (typ.) 18.1 10.65 1.27 16.51 7.6 1.27 0.291 0.016 0.697 0.394 0.004 0.014 0.009 MIN.
inch TYP. MAX. 0.104 0.012 0.019 0.013 0.020
OUTLINE AND MECHANICAL DATA
0.713 0.419 0.050 0.65 0.299 0.050
SO28
8 (max.)
25/26
TDA7404D
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics 2003 STMicroelectronics - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.. http://www.st.com
26/26
(R)


▲Up To Search▲   

 
Price & Availability of TDA7404

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X